View PE43702-14_8022329.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

page 1 of 11 document no. 70-0244-04 www.psemi.com ?2008-2009 peregrine semiconductor corp. all rights reserved. the pe43702 is a harp ? -enhanced, high linearity, 7-bit rf digital step attenuator (dsa). this highly versatile dsa covers a 31.75 db attenuation range in 0.25 db steps. the peregrine 50 ? rf dsa provides both a serial and parallel cmos control interface. it maintains high attenuation accuracy over frequency and temperature and exhibits very low insertion loss and low power consumption. performance does not change with v dd due to on-board regulator. this next generation peregrine dsa is available in a 4x4 mm 24 lead qfn footprint. the pe43702 is manufactured on peregrine?s ultracmos? process, a patented variation of silicon-on-insulator (soi) technology on a sapphire substrate, offering the performance of gaas with the economy and integration of conventional cmos. product specification 50 ? rf digital attenuator 7-bit, 31.75 db, 9 khz - 4.0 ghz product description figure 2. functional schematic diagram pe43702 features ? harp?-enhanced ultracmos? device ? attenuation: 0.25 db steps to 31.75 db ? high linearity: typical +57 dbm iip3 ? excellent low-frequency performance ? 3.3 v or 5.0 v power supply voltage ? fast switch settling time ? programming modes: ? direct parallel ? latched parallel ? serial ? high-attenuation state @ power-up (pup) ? cmos compatible ? no dc blocking capacitors required ? packaged in a 24-lead 4x4x0.85 mm qfn figure 1. package type 24-lead 4x4x0.85 mm qfn package control logic interface rf input rf output serial in le clk parallel control 7 p/s logo updated under non-rev change. peregrine products are protected under one or more of the following u.s. patents: http://patents.psemi.com
product specification pe43702 page 2 of 11 ?2008-2009 peregrine semiconductor corp. all rights reserved. document no. 70-0244-04 ultracmos? rfic solutions -1.5 -1 -0.5 0 0.5 1 1.5 0 500 1000 1500 2000 2500 3000 3500 4000 frequency (mhz) bit error (db) 0.25db 0.5db 1db 2db 4db 8db 16db 31.75db -0.25 0 0.25 0.5 0.75 1 0 4 8 12 16 20 24 28 32 attenuation setting (db) step error (db) 200 mhz 900 mhz 1800 mhz 2200 mhz 3000 mhz 4000 mhz table 1. electrical specifications @ +25c, v dd = 3.3 v or 5.0 v parameter test conditions frequency min typical max units frequency range 9 khz 4.0 ghz attenuation range 0.25 db step 0 ? 31.75 db insertion loss 9 khz - 4 ghz 2.0 2.5 db attenuation error 0 db - 7.75 db attenuation settings 8 db - 31.75 db attenuation settings 9 khz - 4 ghz 9 khz - 4 ghz (0.2 + 3%) (0.3 + 4%) db db return loss 9 khz - 4 ghz 18 db relative phase all states 9 khz - 4 ghz 44 deg p1db (note 1) input 20 mhz - 4 ghz 30 32 dbm iip3 two tones at +18 dbm, 20 mhz spacing 20 mhz - 4 ghz 57 dbm typical spurious value 1mhz -110 dbm video feed through 10 mvpp switching time 50% dc ctrl to 10% / 90% rf 650 ns rf trise/tfall 10% / 90% rf 400 ns settling time rf settled to within 0.05 db of final value. rbw = 5 mhz, averaging on. 4 s *monotonicity is held so long as step-error does not cross below -0.25 figure 3. 0.25db step error vs. frequency* 5 1015202530 035 5 10 15 20 25 30 0 35 attenuation state attenuation db pe43702 attenuation 900 mhz 2200 mhz 3800 mhz figure 4. 0.25db attenuation vs. attenuation state performance plots figure 5. 0.25db major state bit error figure 6. 0.25db attenuation error vs. frequency -1.5 -1 -0.5 0 0.5 1 1.5 0 4 8 12 16 20 24 28 32 attenuation setting (db) attenuation error (db ) 200mhz 900mhz 1800mhz 2200mhz 3000mhz 4000mhz note 1. please note maximum operating pin (50 ? ) of +23dbm as shown in table 3. logo updated under non-rev change. peregrine products are protected under one or more of the following u.s. patents: http://patents.psemi.com
product specification pe43702 page 3 of 11 document no. 70-0244-04 www.psemi.com ?2008-2009 peregrine semiconductor corp. all rights reserved. 30 35 40 45 50 55 60 65 70 0 500 1000 1500 2000 2500 3000 3500 4000 4500 frequency (mhz) input ip3 (dbm) 0db 0.25db 0.5db 1db 2db 4db 8db 16db 31.75db -1.5 -1 -0.5 0 0.5 1 1.5 0 4 8 121620242832 attenuation setting (db) attenuation error (db) -40c +25c +85c 0 20 40 60 80 100 120 140 02468 frequency (ghz) relative phase error (deg) 0db 0.25db 0.5db 1db 2db 4db 8db 16db 31.75db -45 -40 -35 -30 -25 -20 -15 -10 -5 0 0123456789 frequency (ghz) input return loss (db) 0db 0.25db 0.5db 1db 2db 4db 8db 16db 31.75db -40 -35 -30 -25 -20 -15 -10 -5 0 0123456789 frequency (ghz) input return loss (db) 0db 0.25db 0.5db 1db 2db 4db 8db 16db 31.75db -3.5 -3 -2.5 -2 -1.5 -1 -0.5 0 0123456789 fr equency (ghz ) insertion loss (db) -40c +25c +85c figure 7. insertion loss vs. temperature figure 8. input return loss vs. attenuation @ t = +25c figure 9. output return loss vs. attenuation @ t = +25c figure 10. relative phase vs. frequency figure 11. attenuation error vs. temperature @ 4 ghz figure 12. input ip3 vs. frequency logo updated under non-rev change. peregrine products are protected under one or more of the following u.s. patents: http://patents.psemi.com
product specification pe43702 page 4 of 11 ?2008-2009 peregrine semiconductor corp. all rights reserved. document no. 70-0244-04 ultracmos? rfic solutions 0. 0 5. 0 10. 0 15. 0 20. 0 25. 0 30. 0 1.0e+03 1.0e+04 1.0e+05 1.0e+ 06 1.0e+07 1.0e+08 1.0e+09 hz pin (dbm) exposed solder pad c0.25 vdd p/s gnd gnd le clk si c4 c2 c1 c 0.5 c8 rf1 24 23 22 21 20 19 18 17 16 15 14 13 2 3 4 5 6 1 c16 rf2 gnd gnd gnd gnd gnd gnd gnd gnd 7 8 9 10 11 12 electrostatic discharge (esd) precautions when handling this ultracmos? device, observe the same precautions that you would use with other esd- sensitive devices. although this device contains circuitry to protect it from damage due to esd, precautions should be taken to avoid exceeding the specified rating. exposed solder pad connection the exposed solder pad on the bottom of the package must be grounded for proper device operation. figure 13. pin configuration (top view) latch-up avoidance unlike conventional cmos devices, ultracmos? devices are immune to latch-up. switching frequency the pe43702 has a maximum 25 khz switching rate. switching rate is defined to be the speed at which the dsa can be toggled across attenuation states. table 3. operating ranges table 4. absolute maximum ratings exceeding absolute maximum ratings may cause permanent damage. operation should be restricted to the limits in the operating ranges table. operation between operating range maximum and absolute maximum for extended periods may reduce reliability. symbol parameter/conditions min max units v dd power supply voltage -0.3 6.0 v v i voltage on any digital input -0.3 5.8 v t st storage temperature range -65 150 c p in input power (50 ? ) 9 khz 20 mhz 20 mhz 4 ghz fig. 14 +23 dbm dbm v esd esd voltage (hbm) 1 esd voltage (machine model) 500 100 v v table 2. pin descriptions parameter min typ max units v dd power supply voltage 3.0 3.3 v i dd power supply current 50 350 a digital input high 2.6 5.5 v p in input power (50 ? ): 9 khz 20 mhz 20 mhz 4 ghz fig. 14 +23 dbm dbm t op operating temperature range -40 25 85 c digital input low 0 1 v digital input leakage 1 15 a v dd power supply voltage 5.0 5.5 v note 1. input leakage current per control pin pin no. pin name description 1 c0.25 (d0) attenuation control bit, 0.25 db 2 v dd power supply pin 3 p ? / s serial/parallel mode select 4 gnd ground 5 rf1 rf1 port 6 - 13 gnd ground 14 rf2 rf2 port 15 gnd ground 16 le serial interface latch enable input 17 clk serial interface clock input 18 si serial interface data input 19 c16 (d6) parallel control bit, 16 db 20 c8 (d5) parallel control bit, 8 db 21 c4 (d4) parallel control bit, 4 db 22 c2 (d3) parallel control bit, 2 db 23 c1 (d2) parallel control bit, 1 db 24 c0.5 (d1) parallel control bit, 0.5 db paddle gnd ground for proper operation moisture sensitivity level the moisture sensitivity level rating for the pe43702 in the 24-lead 4x4 qfn package is msl1. note: 1. human body model (hbm, mil_std 883 method 3015.7) figure 14. maximum power handling capability note: ground c0.25, c0.5, c1, c2, c4, c8, c16 if not in use. logo updated under non-rev change. peregrine products are protected under one or more of the following u.s. patents: http://patents.psemi.com
product specification pe43702 page 5 of 11 document no. 70-0244-04 www.psemi.com ?2008-2009 peregrine semiconductor corp. all rights reserved. table 6. latch and clock specifications table 5. control voltage state bias condition low 0 to +1.0 vdc at 2 a (typ) high +2.6 to +5 vdc at 10 a (typ) table 7. parallel truth table latch enable function 0 shift register clocked contents of shift register transferred to attenuator core shift clock x parallel control setting attenuation setting rf1-rf2 d6 d5 d4 d3 d2 d1 d0 l l l l l l l reference i.l. l l l l l l h 0.25 db l l l l l h l 0.5 db l l l l h l l 1 db l l l h l l l 2 db l l h l l l l 4 db l h l l l l l 8 db h l l l l l l 16 db h h h h h h h 31.75 db table 9. serial attenuation word truth table attenuation word d7 d6 d5 d4 d3 d2 d1 d0 (lsb) l l l l l l l l reference i.l. l l l l l l l h 0.25 db l l l l l h l l 1 db l l l l h l l l 2 db l l l h l l l l 4 db l l h l l l l l 8 db l h l l l l l l 16 db l h h h h h h h 31.75 db attenuation setting rf1-rf2 l l l l l l h l 0.5 db table 8. serial register map q7 q6 q5 q4 q3 q2 q1 q0 d7 d6 d5 d4 d3 d2 d1 d0 attenuation word lsb (first in) msb (last in) bit must be set to logic low attenuation word is derived directly from the attenuation value. for example, to program the 12.5 db state: attenuation word: multiply by 4 and convert to binary 4 * 12.5 db 50 00110010 serial input: 00110010 logo updated under non-rev change. peregrine products are protected under one or more of the following u.s. patents: http://patents.psemi.com
product specification pe43702 page 6 of 11 ?2008-2009 peregrine semiconductor corp. all rights reserved. document no. 70-0244-04 ultracmos? rfic solutions programming options parallel/serial selection either a parallel or serial interface can be used to control the pe43702. the p ? /s bit provides this selection, with p ? /s=low selecting the parallel interface and p ? /s=high selecting the serial interface. parallel mode interface the parallel interface consists of seven cmos- compatible control lines that select the desired attenuation state, as shown in table 7 . the parallel interface timing requirements are defined by fig. 16 (parallel interface timing diagram), table 11 (parallel interface ac characteristics), and switching speed ( table 1 ). for latched -parallel programming the latch enable (le) should be held low while changing attenuation state control values, then pulse le high to low ( per fig. 16 ) to latch new attenuation state into device. for direct parallel programming, the latch enable (le) line should be pulled high. changing attenuation state control values will c hange device state to new attenuation. direct mode is ideal for manual control of the device (using hardwire, switches, or jumpers). serial interface the serial interface is a 8-bit serial-in, parallel-out shift register buffered by a transparent latch. the 8- bits make up the attenuation word that controls the dsa. fig. 15 illustrates a example timing diagram for programming a state. the serial-interface is controlled using three cmos- compatible signals: serial-in (si), clock (clk), and latch enable (le). the si and clk inputs allow data to be serially entered into the shift register. serial data is clocked in lsb first. the shift register must be loaded while le is held low to prevent the attenuator value from changing as data is entered. the le input should then be toggled high and brought low again, latching the new data into the dsa. attenuation word truth table is listed in table 9 . a programming example of the serial register is illustrated in table 8. the serial timing diagram is illustrated in fig. 15. it is required that all parallel pins be grounded when the dsa is used in serial mode. power-up control settings the pe43702 will always initialize to the maximum attenuation setting (31.5 db) on power-up for both the serial and latched-parallel modes of operation and will remain in this setting until the user latches in the next programming word. in direct-parallel mode, the dsa can be preset to any state within the 31.5 db range by pre-setting the parallel control pins prior to power-up. in this mode, there is a 400-s delay between the time the dsa is powered-up to the time the desired state is set. during this power-up delay, the device attenuates to the maximum attenuation setting (31.5 db) before defaulting to the user defined state. if the control pins are left floating in this mode during power-up, the device will default to the minimum attenuation setting (insertion loss state). dynamic operation between serial and parallel programming modes is possible. if the dsa powers up in serial mode ( p ? /s = high), all the parallel control inputs di[6:0] must be set to logic low. prior to toggling to parallel mode, the dsa must be programmed serially to ensure d[7] is set to logic low. if the dsa powers up in either latched or direct- parallel mode, all parallel pins di[6:0] must be set to logic low prior to toggling to serial mode ( p ? /s = high), and held low until the dsa has been programmed serially to ensure bit d[7] is set to logic low. the sequencing is only required once on power- up. once completed, the dsa may be toggled between serial and parallel programming modes at will. logo updated under non-rev change. peregrine products are protected under one or more of the following u.s. patents: http://patents.psemi.com
product specification pe43702 page 7 of 11 document no. 70-0244-04 www.psemi.com ?2008-2009 peregrine semiconductor corp. all rights reserved. table 11. parallel and direct interface ac table 10. serial interface ac characteristics v dd = 3.3 or 5.0 v, -40 c < t a < 85 c, unless otherwise specified v dd = 3.3 or 5.0 v, -40 c < t a < 85 c, unless otherwise specified figure 16. latched-parallel/direct-parallel timing diagram symbol parameter min max unit f clk serial clock frequency - 10 mhz t clkh serial clock high time 30 - ns t clkl serial clock low time 30 - ns t lesu last serial clock rising edge setup time to latch enable rising edge 10 - ns t lepw latch enable min. pulse width 30 - ns t sisu serial data setup time 10 - ns t sih serial data hold time 10 - ns t disu parallel data setup time 100 - ns t dih parallel data hold time 100 - ns t asu address setup time 100 - ns t ah address hold time 100 - ns t pssu parallel/serial setup time 100 - ns t psh parallel/serial hold time 100 - ns t pd digital register delay (internal) - 10 ns symbol parameter min max unit t lepw latch enable minimum pulse width 30 - ns t disu parallel data setup time 100 - ns t dih parallel data hold time 100 - ns t pssu parallel/serial setup time 100 - ns t psih parallel/serial hold time 100 - ns t pd digital register delay (internal) - 10 ns t dipd digital register delay (internal, direct mode only) - 5 ns characteristics valid t disu t dih di[6:0] le p/s t pssu t psh t lepw valid do[6:0] t dipd t pd figure 15. serial timing diagram d[7] must be set to logic low bits can either be set to logic high or logic low d[0] d[1] d[2] d[3] d[4] d[5] d[7] t sisu t clkl t lepw t sih t clkh si clk le p/s t lesu t pssu t psih valid t disu t pd t dih d[6] di[6:0] do[6:0] logo updated under non-rev change. peregrine products are protected under one or more of the following u.s. patents: http://patents.psemi.com
product specification pe43702 page 8 of 11 ?2008-2009 peregrine semiconductor corp. all rights reserved. document no. 70-0244-04 ultracmos? rfic solutions evaluation kit the digital attenuator evaluation kit board was designed to ease customer evaluation of the pe43702 digital step attenuator. direct-parallel programming procedure for automated direct-parallel programming, connect the test harness provided with the evk from the parallel port of the pc to the j1 & serial header pin and set the d0-d6 sp3t switches to the ?middle? toggle position. position the parallel/serial ( p ? /s) select switch to the parallel (or left) position. the evaluation software is written to operate the dsa in either parallel or serial-addressable mode. ensure that the software is set to program in direct-parallel mode. using the software, enable or disable each setting to the desired attenuation state. the software automatically programs the dsa each time an attenuation state is enabled or disabled. for manual direct-parallel programming, disconnect the test harness provided with the evk from the j1 and serial header pins. position the parallel/serial ( p ? /s) select switch to the parallel (or left) position. the le pin on the serial header must be tied to v dd . switches d0-d6 are sp3t switches which enable the user to manually program the parallel bits. when any input d0-d6 is toggled ?up?, logic high is presented to the parallel input. when toggled ?down?, logic low is presented to the parallel input. setting d0-d6 to the ?middle? toggle position presents an open, which forces an on-chip logic low. table 9 depicts the parallel programming truth table and fig. 16 illustrates the parallel programming timing diagram. latched-parallel programming procedure for automated latched-parallel programming, the procedure is identical to the direct-parallel method. the user only must ensure that latched- parallel is selected in the software. for manual latched-parallel programming, the procedure is identical to direct-parallel except now the le pin on the serial header must be logic low figure 17. evaluation board layout peregrine specification 101-0310 as the parallel bits are applied. the user must then pulse le from 0v to v dd and back to 0v to latch the programming word into the dsa. le must be logic low prior to programming the next word. serial programming procedure position the parallel/serial ( p ? /s) select switch to the serial (or right) position. the evaluation software is written to operate the dsa in either parallel or serial mode. ensure that the software is set to program in serial mode. using the software, enable or disable each setting to the desired attenuation state. the software automatically programs the dsa each time an attenuation state is enabled or disabled. note: reference figure 18 for evaluation board schematic logo updated under non-rev change. peregrine products are protected under one or more of the following u.s. patents: http://patents.psemi.com
product specification pe43702 page 9 of 11 document no. 70-0244-04 www.psemi.com ?2008-2009 peregrine semiconductor corp. all rights reserved. figure 19. package drawing figure 18. evaluation board schematic peregrine specification 102-0379 note: capacitors c1-c8, c13, & c14 may be omitted. z=50 ohm de-embeding trace z=50 ohm z=50 ohm 43x0x dsa 50 oh m 4x4 ml p24 3 1 2 4 d3 c7 100pf c1 100pf 3 1 2 4 d0 1 2 j4 sma 5 4 6 p/s c6 100pf 3 1 2 4 d4 c4 100pf 3 1 2 4 d5 1 1 3 3 5 5 7 7 2 2 4 4 6 6 8 8 10 10 12 12 14 14 13 13 9 9 11 11 j1 header 14 1 2 j7 sma c3 100pf c10 100pf 3 1 2 4 d6 1 2 j5 sma 3 1 2 4 d1 1 2 j6 sma c2 100pf c8 100pf c9 0.1 f 3 1 2 4 d2 c5 100pf 1 2 j3 con2 1 cl ock 2 data 3 le 4 gnd serial header 4 c13 100pf c14 100pf 1 cp25 2 vdd 3 s/p 4 gnd 5 rf1 6 gnd 7 gnd 8 gnd 9 gnd 10 gnd 11 gnd 12 gnd 13 gnd 14 rf2 15 gnd 16 le 17 clk 18 si 19 c16 20 c8 21 c4 22 c2 23 c1 24 cp5 u1 vdd vdd p/ s d3 d1 d4 d5 p/s d6 d3 d2 d1 d4 d5 d0 d0 d2 d6 clk data le d1 d2 d3 d4 d5 d6 d0 vdd logo updated under non-rev change. peregrine products are protected under one or more of the following u.s. patents: http://patents.psemi.com
product specification pe43702 page 10 of 11 ?2008-2009 peregrine semiconductor corp. all rights reserved. document no. 70-0244-04 ultracmos? rfic solutions table 12. ordering information figure 21. marking specifications 43702 yyww zzzzz yyww = date code zzzzz = last five digits of lot number figure 20. tape and reel drawing order code part marking description package shipping method pe43702mli 43702 pe43702 g - 24qfn 4x4mm-75a green 24-lead 4x4mm qfn bulk or tape cut from reel pe43702mli-z 43702 pe43702 g ? 24qfn 4x4mm-3000c green 24-lead 4x4mm qfn 3000 units / t&r ek43702-01 43702 pe43702 g ? 24qfn 4x4mm-ek evaluation kit 1 / box device orientation in tape top of device pin 1 tape feed direction a 0 = 4.35 b 0 = 4.35 k 0 = 1.1 logo updated under non-rev change. peregrine products are protected under one or more of the following u.s. patents: http://patents.psemi.com
product specification pe43702 page 11 of 11 document no. 70-0244-04 www.psemi.com ?2008-2009 peregrine semiconductor corp. all rights reserved. sales offices the americas peregrine semiconductor corporation 9380 carroll park drive san diego, ca 92121 tel: 858-731-9400 fax: 858-731-9499 europe peregrine semiconductor europe batiment maine 13-15 rue des quatre vents f-92380 garches, france tel: +33-1-4741-9173 fax : +33-1-4741-9173 for a list of representatives in your area, please refer to our web site at: www.psemi.com data sheet identification advance information the product is in a formative or design stage. the data sheet contains design target specifications for product development. specifications and features may change in any manner without notice. preliminary specification the data sheet contains preliminary data. additional data may be added at a later date. peregrine reserves the right to change specifications at any time without notice in order to supply the best possible product. product specification the data sheet contains final data. in the event peregrine decides to change the specifications, peregrine will notify customers of the intended changes by issuing a cnf (customer notification form). the information in this data sheet is believed to be reliable. however, peregrine assumes no liability for the use of this information. use shall be entirely at the user?s own risk. no patent rights or licenses to any circuits described in this data sheet are implied or granted to any third party. peregrine?s products are not designed or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or sustain life, or in any application in which the failure of the peregrine product could create a situation in which personal injury or death might occur. peregrine assumes no liabilit y for damages, including consequential or incidental damages, arising out of the use of its products in such applications. the peregrine name, logo, and utsi are registered trademarks and ultracmos, harp, multiswitch and dune are trademarks of peregrine semiconductor corp. high-reliability and defense products americas san diego, ca, usa phone: 858-731-9475 fax: 848-731-9499 europe/asia-pacific aix-en-provence cedex 3, france phone: +33-4-4239-3361 fax: +33-4-4239-7227 peregrine semiconductor, asia pacific (apac) shanghai, 200040, p.r. china tel: +86-21-5836-8276 fax: +86-21-5836-7652 peregrine semiconductor, korea #b-2607, kolon tripolis, 210 geumgok-dong, bundang-gu, seongnam-si gyeonggi-do, 463-943 south korea tel: +82-31-728-3939 fax: +82-31-728-3940 peregrine semiconductor k.k., japan teikoku hotel tower 10b-6 1-1-1 uchisaiwai-cho, chiyoda-ku tokyo 100-0011 japan tel: +81-3-3502-5211 fax: +81-3-3502-5213 logo updated under non-rev change. peregrine products are protected under one or more of the following u.s. patents: http://patents.psemi.com

▲Up To Search▲

Price & Availability of PE43702-14

	To Download PE43702-14 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .